

Implementation of Low Power Clocking System Using Sequential Elements

D.Aneel Kumar 1*, N.Satyanarayana 2*

1. II.M.Tech (VLSI), Dept of ECE, AM Reddy Memorial College of Engineering & Technology, Petlurivaripalem.
2. Asst.Prof, Dept. of ECE, AM Reddy Memorial College of Engineering & Technology, Petlurivaripalem.

Abstract: The design of low power digital systems this paper proposes sequential elements are low power flip-flops play a vital role for power consumption. The existing digital systems are using Flip flops and latches are consumes more power due to redundant clocking and transitions systems. Mainly the power dissipation in digital system by any clock distribution of sequential circuit in any chip almost 30% to 60% of the total power dissipation by the circuit. In integrated circuits design clock is the most important signal present in the chip, those clock signal s are synchronizing signals which provides timing reference for computation of any work in digital systems. This paper proposes a power of sequential circuits are reduces the overall chip power.

Index Terms: clocking system, Low power, Flip-flop.

1. INTRODUCTION

The last two decades the VLSI designers are concerns the reliability, performance, area, and cost. At present power consideration was also gave secondary importance. However this has begun to change increasingly power are being comparable weights of area and speed considerations. At present now a days the one of the important factor is that excessive power consumption is becoming the limiting factor to integrate more transistors on a single chip in different modules. Unless the power dramatically reduced the resulting heat will limit the feasible packing and performance of VLSI design circuits. At present the digital systems designs are synchronous which implies both Flip-flops and latches plays a main role and then control paths. Challenges of this paper are low power consumption methodologies for synchronous systems of the flip-flops and latches. Based these methodologies to save in these flip-flops and latches without compromising the performance. For power consumption measurement several factors including frequency, supply voltage, capacitance, and short circuit current.

$P = P_{dynamic} + P_{short\ circuit} + P_{leakage}$ (1)

The above equation, $P_{dynamic}$ is called the switching power $p = \alpha C v 2 f$. $P_{short\ circuit}$ is the short circuit power which is caused by the finite rise and fall time of input signals, resulting in both the pull up network and pull down network to be ON for a short period $P_{short\ circuit} = I_{short\ circuit} * V_{dd}$.

$P_{leakage}$ is the leakage power. With supply voltage scaling down, the threshold voltage also decreases to maintain performance. However, this leads to the exponential growth of the sub threshold leakage current.

$P_{leakage\ current} = I_{leakage\ current} * V_{dd}$.

*** D.Aneel Kumar**

II.M.Tech (VLSI), Dept of ECE, AM Reddy Memorial College of Engineering & Technology,

Based on the above factors, there are various techniques for lowering the power consumption shown as follows: In Double Edge Triggering, Using half frequency on the clock distribution network will save approximately half of the power consumption on the clock distribution network. However the flip-flop must be able to be double clock edge triggered. Double clock edge triggering method reduces the power by decreasing frequency. Using a low swing voltage on the clock distribution network can reduce the clocking power consumption since power is a quadratic function of voltage. To use low swing clock Distribution, the flip-flop should be a low swing flip- flop. The low swing method reduces the power consumption by decreasing voltage.

There are two ways to reduce the switching activity: conditional operation (eliminate redundant data switching: conditional capture flip-flop (CCFF)) or clock gating, conditional discharge flip-flop (CDFF). In Conditional Operation, there are redundant switching activities in the internal node. When input stays at logic one, the internal node is kept charging and discharging without performing any useful computation. The conditional operation technique is needed to avoid the redundant switching. In Clock Gating, when a certain block is idle, we can disable the clock signal to that block to save power. Both conditional operation and clock gating methods reduce power by decreasing switching activity.

In Reducing Short Current Power, split path can reduce the short current power, since p- MOS and n-MOS are driven by separate signals. In Reducing Capacity of Clock Load, 80% of non clocked nodes have switching activity less than 0.1.

This means reducing power of clocked nodes is important since clocked node has 100% activity. One effective way of low power design for clocking system is to reduce clock capacity load by minimizing number of clocked transistor. Any local clock load reduction will also decrease the global power consumption. This method reduces power by decreasing clock capacity.




Fig.2.proposed low power clocked pass transistor flip-flop




Fig.3. Layout of the LCPTFF proposed design

Thus the Our Proposed Low Power Clocked Pass Transistor flip-flop (LCPTFF Fig.2) design shows much less power & Area constraints than the Existing two Flip-Flop designs. As well as the Proposed design will be having very less clock delay when compared to all other circuits. So it can be used in all the future sequential elements for high speed low SOC'c manufacturing.

Thus the Our Proposed Low Power Clocked Pass Transistor flip-flop design shows much less power & Area constraints than the Existing two Flip-Flop designs. As well as the Proposed design will be having very less clock delay when compared to all other circuits. So it can be used in all the future sequential elements for high speed low SOC'c manufacturing.

IV. CONCLUSION

This proposed paper work is a variety of design techniques for low power clocking system are reviewed. This is the effective method to reducing the capacity of clock load by minimizing number of

clocked transistors are elaborated. The following approach is a novel CPSFF is proposed it can reduce local clock transistor number by about 40%. And to view of power consumption of clock driver of the new cpsff outperforms prior arts in flip-flop design by about 25%.

REFERENCES

- [1] C. L. Kim and S. Kang, "A low-swing clock double edge-triggered flip-flop," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 648–652, May 2002.
- [2] J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Englewood Cliffs, NJ: Prentice-Hall, 2003.
- [3] B. Kong, S. Kim, and Y. Jun, "Conditional capture flip-flop for statistical power reduction," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp.1263–1271, Aug. 2001.
- [4] P. Zhao, T. Darwish, and M. Bayoumi, "High-performance and lowpower conditional discharge flip-flop," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 477–484, May 2004.
- [5] C. K. Teh, M. Hamada, T. Fujita, H. Hara, N. Ikumi, and Y. Oowaki, "Conditional data mapping flip-flops for low-power and high-performance systems," IEEE Trans Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1379–1383, Dec. 2006.
- [6] Peiyi Zhao, Jason McNeely, WeidongKuang, Nan Wang, and "Design of Sequential Elements for Low PowerClocking System" IEEE Transaction May 2011Conference on Natural Computation IEEE..p.p. 313-316.